A single-bit digital DC-blocker using ternary filtering

Sadik, A, Hussain, Z and O'Shea, P 2005, 'A single-bit digital DC-blocker using ternary filtering', in R. Harris (ed.) Proceedings of the TENCON 2005 IEEE Region 10 Conference, Melbourne, Australia, 21-24 November 2005.

Document type: Conference Paper
Collection: Conference Papers

Attached Files
Name Description MIMEType Size
n2005000701.pdf Published version application/pdf 675.83KB
Title A single-bit digital DC-blocker using ternary filtering
Author(s) Sadik, A
Hussain, Z
O'Shea, P
Year 2005
Conference name TENCON IEEE Region 10 Conference
Conference location Melbourne, Australia
Conference dates 21-24 November 2005
Proceedings title Proceedings of the TENCON 2005 IEEE Region 10 Conference
Editor(s) R. Harris
Publisher IEEE
Place of publication Melbourne
Abstract In this paper, a single-bit dc-blocker is presented. It is comprised of a ternary filtering stage preceded by a sigma-delta modulator. Different techniques are used to generate the ternary taps for hardware and performance optimization. Both the input and the output of this dc-blocker are assumed in single-bit format. The proposed dc-blocker can easily be implemented with FPGA.
Subjects Broadband and Modem Technology
Keyword(s) ternary filtering
DOI - identifier 10.1109/TENCON.2005.301222
Copyright notice © 2005 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Version Filter Type
Altmetric details:
Access Statistics: 276 Abstract Views, 250 File Downloads  -  Detailed Statistics
Created: Wed, 08 Apr 2009, 09:42:32 EST by Catalyst Administrator
© 2014 RMIT Research Repository • Powered by Fez SoftwareContact us