Design and simulation of a novel clockless fast fourier transform (FFT) circuit

Nguyen Le, H, Pham Chi, T, Tran, L and Stojcevski, A 2017, 'Design and simulation of a novel clockless fast fourier transform (FFT) circuit', in Proceedings of the 7th International Conference on Information Science and Technology (ICIST 2017), Da Nang, Vietnam, 16-19 April 2017, pp. 304-310.


Document type: Conference Paper
Collection: Conference Papers

Title Design and simulation of a novel clockless fast fourier transform (FFT) circuit
Author(s) Nguyen Le, H
Pham Chi, T
Tran, L
Stojcevski, A
Year 2017
Conference name ICIST 2017
Conference location Da Nang, Vietnam
Conference dates 16-19 April 2017
Proceedings title Proceedings of the 7th International Conference on Information Science and Technology (ICIST 2017)
Publisher IEEE
Place of publication United States
Start page 304
End page 310
Total pages 7
Abstract Compared to its synchronous counterpart, asynchronous design potentially provides many advantages in terms of power consumption, execution speed, and circuit reliability. This paper presents and discusses a complete new asynchronous circuit design flow of an 8-point Fast Fourier Transform circuit, a common building block in digital signal processing applications, starting from the radix-2 8-point decimation-in-time Fast Fourier Transform algorithm development to the final asynchronous gate netlist implementation and verification. The asynchronous hardware implementation is based on Null Convention Logic design methodology, a Quasi-Delay-Insensitive asynchronous design paradigm that has accomplished important advancements in recent years. The coarse-grained Null Convention Logic based 8-point Fast Fourier Transform circuit, implemented in a built-in commercial 65 nanometers process cell library, is functionally correct compared to its synchronous equivalent and can work at the maximum frequency of 8 Megahertz.
Subjects Circuits and Systems
Microelectronics and Integrated Circuits
Keyword(s) FFT
asynchronous
Null Convention Logic
NCL
DOI - identifier 10.1109/ICIST.2017.7926775
Copyright notice ©2017 IEEE
ISBN 9781509054015
Versions
Version Filter Type
Altmetric details:
Access Statistics: 103 Abstract Views  -  Detailed Statistics
Created: Tue, 13 Jun 2017, 15:37:00 EST by Catalyst Administrator
© 2014 RMIT Research Repository • Powered by Fez SoftwareContact us